

EXPRESS MAIL NO.: 333440961 US

DATE OF DEPOSIT: March 25, 2004

This paper and fee are being deposited with the U.S. Postal Service Express Mail Post Office to Addressee service under 37 CFR §1.10 on the date indicated above and is addressed to: Mail Stop PATENT APPLICATION, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Bonnie Boyle

Name of person mailing paper and fee

Bonnie Boyle  
Signature of person mailing paper and fee

## **A METAL GATE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD**

### **BACKGROUND**

[0001] This disclosure relates generally to semiconductor manufacturing, and more particularly to a method for manufacturing a metal gate.

[0002] A gate dielectric integrity of metal-oxide-semiconductor field effect transistor (MOSFET) is associated with reliability and lifetime of MOSFET devices. As the gate dielectric thickness is reduced in technology scaling-down, gate leakage is induced, increasing power consumption and reducing device performance.

[0003] High K materials, which include materials with K values larger than approximately 5, such as SiON, HfO<sub>x</sub>Si<sub>y</sub>, or HfO<sub>2</sub>, are implemented to realize thicker gate dielectric layers for minimized leakage current and equivalent oxide thickness (EOT). Also, a metal gate electrode can be used to reduce gate resistance. In addition, the metal gate can also reduce gate leakage that is induced by boron penetration from polysilicon gate electrodes.

[0004] On metal gate formation, problems include many processing issues such as chemical mechanical polishing ending point detection, spacer and liner loss, and poly gate loss. On source and drain contact formation, problems include shallow trench isolation loss and spacer oxide liner loss. In general, the process involves complex steps that increase cost.

[0005] Accordingly, it would be desirable to provide an improved method for manufacturing a metal gate absent the disadvantages found in the prior methods discussed above.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

[0006] Figure 1 is a cross sectional view illustrating a substrate with a dielectric and a gate electrode located on the substrate;

[0007] Figure 2 is a cross sectional view illustrating an offset spacer adjacent the gate electrode and a light doping drain implanted in the substrate;

[0008] Figure 3 is a cross sectional view illustrating a first spacer adjacent the gate electrode and a second spacer adjacent the first spacer;

[0009] Figure 4 is a cross sectional view illustrating a source and a drain implanted in the substrate;

[0010] Figure 5 is a cross sectional view illustrating the first spacer etched so that its top surface is substantially even with the bottom surface of the second spacer;

[0011] Figure 6 is a cross sectional view illustrating a metal layer deposited on the device and in the space left after etching the first spacer;

[0012] Figure 7 is a cross sectional view illustrating the result of reacting the metal layer with the device to form a metal gate and a contact for the source and the drain, and then etching the unreacted metal layer;

[0013] Figure 8 is a cross sectional view illustrating a contact etch stop layer formed over the device;

[0014] Figure 9 is a cross sectional view illustrating a plurality of gates made of different materials formed on a substrate, each gate having substantially the same dielectric thickness;

[0015] Figure 10 is a cross sectional view illustrating a plurality of first gates made of different materials formed on a substrate, each gate having substantially the same dielectric thickness, and a second gate made of the same material one of the first gates formed on the substrate, the second gate have a dielectric thickness different than that of the first gates;

[0016] Figure 11 is a cross sectional view illustrating a plurality of first gates made of different materials formed on a substrate, each gate having substantially the same dielectric thickness, and a second gate made of a different material than either one of the first gates formed on the substrate, the second gate have a dielectric thickness different than that of the first gates;

#### **DETAILED DESCRIPTION**

[0017] In one embodiment, a semiconductor device 100, FIG. 1, begins its manufacture with a substrate 102. Substrate 102 can be of a variety of materials, including but not limited to bulk silicon and silicon on insulator (SOI), SiGe, and other proper semiconductor materials. A gate dielectric 104 and a gate electrode 106 are formed on substrate 102. The dielectric 104 can be of a variety of materials, including but not limited to oxides and high K materials, which include materials with K values larger than approximately 5, such as SiON, HfO<sub>x</sub>Si<sub>y</sub>, or HfO<sub>2</sub>, or a combination thereof. The gate electrode 106 may be a variety of materials, including but not limited to polysilicon. To create the gate electrode 106 on dielectric 104 on substrate 102 configuration shown in FIG. 1, the gate electrode 106 and dielectric 104 are patterned using conventional photolithographic and etching processing of suitable methods known in the art. For example, one method is by patterning the surface of underlying material with a sequential process, including photoresist patterning, dry etching, and photoresist stripping. Further, photoresist patterning includes processing steps of photoresist coating, softbaking, mask aligning, pattern exposing, photoresist development, and hard baking.

[0018] Once the gate electrode 106 and the dielectric 104 are formed, an offset spacer 108, FIG. 2, is formed. Offset spacer 108 can be of a variety of materials, including but not limited to oxides such as SiO<sub>2</sub>. Offset spacer 108 can be formed using suitable methods known in the art, such as chemical vapor deposition followed by etching. Following the formation of offset spacer 108, an implantation may be used to form light doping drain (LDD) 110 in substrate 102. Light doping drain 110 is offset by a length, A, from gate electrode 106 and dielectric 104 due to offset spacer 108. For clarity, light doping drain 110 is omitted from subsequent figures.

[0019] A spacer 112, FIG. 3, is then formed on the substrate 102 adjacent gate electrode 106 and gate dielectric 104. Spacer 112 can be formed over offset spacer 108, resulting in offset spacer becoming part of spacer 112. A spacer 114 is formed adjacent spacer 112. Spacer 112 can be a variety of materials, including oxides such as SiO<sub>2</sub>. Spacer 114 can be a variety of materials, including but not limited to SiON, Si<sub>3</sub>N<sub>4</sub>, SiC, or a composite made of a combination of two or more of the aforementioned materials. Spacer 112 and 114 can be formed using suitable methods known in the art, such as chemical vapor deposition followed by dry etching.

[0020] Following spacer formation, a source 116, FIG. 4, and a drain 118 may be formed by doping such as implantation in substrate 102 and then annealing device 100.

[0021] Spacer 112 is now etched, FIG. 5, removing portions of spacer 112 that were adjacent to gate electrode 106 and spacer 114, and forming spacer 112'. In this embodiment, spacer 112 has been etched to be substantially even with a bottom surface 120 of spacer 114.

[0022] A metal layer 122, FIG. 6, is then deposited on device 100. Metal layer 122 may be a metal or a metal alloy, including but not limited to Ni, Co, Mo, W, Ti, Ta or other similar alloys. Metal layer 122 can be deposited using suitable methods known in the art, such as chemical vapor deposition or physical vapor deposition. The amount of metal layer 122 deposited on device 100 must be sufficient to react with the gate electrode 106 in order to form a metal gate.

[0023] The temperature of device 100 is then raised for a period of time, which causes metal layer 122 to react with gate electrode 106 to form a metal silicide gate ("metal gate") 106', FIG.

7. Temperature and time requirements will depend on the metal layer 122 and gate electrode 106 used. For a Ni metal layer and a polysilicon gate electrode, a temperature of 350 C – 600 C for 10 seconds to 5 minutes is sufficient to form a NiSi gate. Metal layer 122 may also react with substrate 102 to form a contact 126 for source 116 and drain 118. Then unreacted metal may be etched away.

**[0024]** After formation of metal gate 106', a layer 128, FIG. 8, is formed on device 100. Layer 128 can be made of a variety of materials, including but not limited to Si<sub>3</sub>N<sub>4</sub>, SiON, or a composite layer made of a combination of the aforementioned materials, and can be used as a contact etch stop layer. Layer 128 is formed using suitable methods known in the art, such as chemical vapor deposition.

**[0025]** With metal gate 106' and layer 128 formed, FIG. 8, device 100 includes metal gate 106' located on substrate 102, with gate dielectric 104 between metal gate 106' and substrate 102, and spacer 112' located on the substrate and adjacent metal gate 106'. Spacer 114 is adjacent spacer 112', surrounds metal gate 106', and is spaced apart from metal gate 106' so as to form a region 130 between metal gate 106' and spacer 114. Layer 128 is located inside region 130 and outside region 130, covering the device 100.

**[0026]** The metal gate manufacturing method allows gate electrodes of different materials with different gate dielectric thicknesses to be formed. This allows high performance core devices, which can use thinner gate dielectrics to increase the performance, to be manufactured with other core devices and input/output devices, which can use thicker gate dielectrics that reduce gate leakage. A combination of different gate electrode materials and different gate dielectric thickness may be tuned to optimize the performance of NMOS and PMOS.

**[0027]** In one embodiment, FIG. 9, a substrate 200 has a gate electrode 202 and a gate electrode 204 located on its surface. Substrate 200 can be made of a variety of materials, including but not limited to silicon or silicon on insulator. Each gate electrode 202 and 204 has a corresponding source 116 and drain 118 in the substrate 200. Gate electrode 202 has a dielectric 206a located between the gate electrode 202 and substrate 200. Gate electrode 204 has a

dielectric 206b located between the gate electrode 204 and substrate 200. Dielectrics 206a and 206b can be made of a variety of materials, including but not limited to oxides and high K materials, which include materials with K values larger than approximately 5, such as SiON,  $\text{HfO}_x\text{Si}_y$ , or  $\text{HfO}_2$ . For clarity spacers, contacts, and other structures on the device have been omitted. Dielectrics 206a and 206b have substantially the same gate dielectric thickness H. Gate electrode 202 is made of a material A, which includes but is not limited to a variety of materials such as polysilicon, metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials. Gate electrode 204 is made of a material B, which is different from that of material A, and includes but is not limited to a variety of materials such as polysilicon, metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials.

**[0028]** In another embodiment, FIG. 10, a substrate 200 has a gate electrode 202, a gate electrode 204, and a gate electrode 206 located on its surface. Substrate 200 can be made of a variety of materials, including but not limited to silicon or silicon on insulator. Each gate electrode 202, 204, and 206 has a corresponding source 116 and drain 118 implanted in the substrate 200. Gate electrode 202 has a dielectric 208a located between the gate electrode 202 and substrate 200. Gate electrode 204 has a dielectric 208b located between the gate electrode 204 and substrate 200. Gate electrode 206 has a dielectric 210 located between the gate electrode 206 and substrate 200. Dielectrics 208a, 208b, and 210 can be made of a variety of materials, including but not limited to oxides and high K materials, which include materials with K values larger than approximately 5, such as SiON,  $\text{HfO}_x\text{Si}_y$ , or  $\text{HfO}_2$ . For clarity spacers, contacts, and other structures on the device have been omitted. Dielectrics 208a and 208b have substantially the same gate dielectric thickness H. Dielectric 210 has a gate dielectric thickness I that is greater than that of gate dielectric thickness H. Alternatively, gate dielectric thickness I may be less than that of gate dielectric thickness H. Gate electrode 202 is made of a material A, which includes but is not limited to a variety of materials such as polysilicon, metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials. Gate electrode 204 is made of a material B, which is different from that of material A, and includes but is not limited to a variety of materials such as polysilicon,

metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials. Gate electrode 206 is made of either material A or material B.

**[0029]** In another embodiment, FIG. 11, a substrate 200 has a gate electrode 202, a gate electrode 204, and a gate electrode 206 located on its surface. Substrate 200 can be made of a variety of materials, including but not limited to silicon or silicon on insulator. Each gate electrode 202, 204, and 206 has a corresponding source 116 and drain 118 implanted in the substrate 200. Gate electrode 202 has a dielectric 208a located between the gate electrode 202 and substrate 200. Gate electrode 204 has a dielectric 208b located between the gate electrode 204 and substrate 200. Gate electrode 206 has a dielectric 210 located between the gate electrode 206 and substrate 200. Dielectrics 208a, 208b, and 210 can be made of a variety of materials, including but not limited to oxides and high K materials, which include materials with K values larger than approximately 5, such as SiON, HfO<sub>x</sub>Si<sub>y</sub>, or HfO<sub>2</sub>. For clarity spacers, contacts, and other structures on the device have been omitted. Dielectrics 208a and 208b have substantially the same gate dielectric thickness H. Dielectric 210 has a gate dielectric thickness I that is greater than that of gate dielectric thickness H. Alternatively, gate dielectric thickness I may be less than that of gate dielectric thickness H. Gate electrode 202 is made of a material A, which includes but is not limited to a variety of materials such as polysilicon, metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials. Gate electrode 204 is made of a material B, which is different from that of material A, and includes but is not limited to a variety of materials such as polysilicon, metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials. Gate electrode 206 is made of a material C, which is different from that of material A or B, and includes but is not limited to a variety of materials such as polysilicon, metal, a metal alloy, a metal silicide, or a composite layer made of a combination of two or more of the aforementioned materials.

**[0030]** Although only a few exemplary embodiments of this invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and

advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention as defined in the following claims.